亚洲视频四区_99色在线视频观看_国产成人一区二区视频在线观看_东京热人妻系列无码专区_国产成人福利在线视老湿机_国产v欧美v日韩v综合精品_欧美一区视频

Contact us
Send E-MAIL
Home ? Product Center ? SOC Chip ? CPLD ?
CPLD is the abbreviation for Complex PLD, which is a more complex logical component than PLD. It is a highly integrated logical component. Due to its high integration characteristics, it has advantages such as improved performance, increased reliability, reduced PCB area, and reduced cost. CPLD adopts programming technologies such as CMOS EPROM, EEPROM, flash memory, and SRAM to form high-density, high-speed, and low-power programmable logic devices.
Linksee was founded in 2020 and is a chip design company with independent intellectual property rights for mixed signal SoCs. Linksee can customize various digital applications according to customer needs, such as on/off control, watchdog, PWM, and various responsible logic and timing controls, providing customers with the best low-cost ASIC.
PN Type Vcc GPIO ADC DAC Low power comparator High Speed Comparator Opamp Reference source Clock Package Download
LS98002 CPLD 2.3V~5.5V 12 1 2 4 4 1PGA 2 2 TQFN14 NULL
LS98003 CPLD 1.8V~5.5V 6 0 0 0 0 0 0 1 TQFN8/DFN8 NULL
LS98102 CPLD 2.3V~5.5V 12 1 2 4 4 1PGA 2 2 TQFN14/QFN14 NULL
LS98006 CPLD 1.8V~5.5V 18 0 0 0 6 0 4 3 TQFN20/SSOP20 NULL
Open
澜沧| 泰州市| 武穴市| 淮安市| 武鸣县| 五台县| 永和县| 邯郸县| 肥西县| 上林县| 新邵县| 顺昌县| 玉田县| 江门市| 安平县| 宁海县| 家居| 乐清市| 绥中县| 滁州市| 黄冈市| 牡丹江市| 罗城| 富顺县| 贵阳市| 来宾市| 海林市| 喀什市| 武清区| 集安市| 汶上县| 长汀县| 华蓥市| 临湘市| 安达市| 黄龙县| 洪洞县| 玉环县| 青神县| 土默特左旗| 梓潼县|